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Fig. 1. Bridging fault example
ﬁnite number of discrete intervals. The key observation which
enables this method is that a resistive bridge changes the
voltages on the bridged lines from 0V (logic-0) or Vdd (logic-
1) to some intermediate values, which will be different for
different Rsh values. The logic behavior of the physical defect
can be expressed in terms of the logic values perceived by the
gate inputs driven by the bridged nets based on their speciﬁc
input threshold voltage.
A typical bridging fault scenario is illustrated in Fig. 1. D1
and D2 are the gates driving the bridged nets, while S1, S2
and S3 are successor gates, i.e. gates having inputs driven by
one of the bridged nets. The resistive bridge affects the logic
behavior only when the two bridged nets are driven at opposite
logic values. For example, let us consider the case when the
output of D1 is driven high and the output of D2 is driven low.
The dependence of the voltage level on the output of D1 (VO)
on the equivalent resistance of the physical bridge is shown
in Fig. 2. The deviation of VO from the ideal voltage level
(Vdd) is highest for small values of Rsh and decreases for
larger values of Rsh. To translate this analog behavior into
the digital domain, the input threshold voltage levels Vth1,
Vth2 and Vth3 of the successor gates S1, S2 and S3 have
been added to the VO plot. For each value of the bridging
resistance Rsh, the logic values read by inputs I1, I2 and I3
can be determined by comparing VO with the input threshold
voltage of the corresponding input. These values are shown
in the second part of Fig. 2. Crosses are used to mark the
faulty logic values and ticks to mark the correct ones. It can
be seen that, for bridges with Rsh > R3, the logic behavior
at the fault site is fault-free (all inputs read the correct value),
while for bridges with Rsh between 0 and R3, one or more of
the successor inputs are reading a faulty logic value. The Rsh
value corresponding to R3 is normally referred to as “critical
resistance” as it represents the crossing point between faulty
and correct logic behavior. Methods for determining the critical
resistance have been presented in several publications [6], [9].
A number of bridging resistance intervals can be identiﬁed
based on the corresponding logic behavior. For example,
bridges with Rsh ∈ [0,R1] exhibit the same faulty behavior in
the digital domain (all successor inputs read the faulty logic
value), similarly, for bridges with Rsh ∈ [R1,R2], successor
gates S2 and S3 read the faulty value, while S1 reads the
Fig. 2. Bridging fault behavior
correct value, and ﬁnally, for bridges with Rsh ∈ [R2,R3]
only S3 reads a faulty value while the other two successor
gates read the correct logic value. Consequently, each interval
[Ri,Ri+1] corresponds to a distinct logic behavior occurring
at the bridging fault site. The logic behavior at the fault site
can be captured using a data structure which will be further
referred to as logic state conﬁguration (LSC). An LSC consists
of the logic values at the inputs of the driving gates and the
logic values detected by the inputs of the successor gates.
LSCs capturing faulty logic behavior can be looked at as
logic fault models. An LSC is said to be non-redundant, if
there is at least one test pattern which can justify the net
values speciﬁed by the LSC and also make the faulty behavior
observable at the primary outputs. An LSC for which no
such test pattern exists is referred to as a redundant LSC.
This means that redundant LSCs cannot occur during the
functional operation of the circuit, and consequently only non-
redundant LSCs have to be targeted during test generation in
order to ensure correct operation of the circuit. The union of
the resistance intervals corresponding to non-redundant LSCs
forms the Global Analogue Detectability Interval (G-ADI) [9].
Basically, G-ADI represents the entire range of detectable
physical defects. Given a test set TS, the Covered Analogue
Detectability Interval (C-ADI) represents the range of physical
defects detected by TS. The C-ADI for a bridging defect is the
union of one or more disjoint resistance intervals, the union
of intervals corresponding to non-redundant LSCs [4], [8], [9],
[13]. Throughoutthis paper, the quality of a test set is estimated
by measuring how much of the G-ADI has been covered by
the C-ADI. When the C-ADI of test set TS is identical to the
G-ADI of fault f, TS is said to achieve full fault coverage for
f.
Several test generation methods for resistive bridging faults
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TABLE I
MULTI-VDD TEST GENERATION RESULTS
Vdd Vdd Vdd
0.8V 1.0V 1.2V
Design RBF #tp #tp #tp Sum CPU ATPG Sim/RBF
# TS 1 TS 2 TS 3 #tp time %
c1355 80 39 39 21 71 557
c1908 98 57 57 13 58 296
c2670 104 67 67 27 41 269
c3540 363 184 6 1 191 340 62 568
c7552 577 281 1 282 1049 66 552
s838 34 26 2 28 6 54 243
s1488 435 144 2 146 193 10 265
s5378 305 214 214 308 32 914
s9234 223 132 2 134 130 43 1068
s13207 358 192 5 1 198 2454 53 1291
s15850 943 324 4 5 333 11835 42 417
s35932 1170 547 50 63 660 11233 53 263
benchmark circuits. The sequential circuits were treated as
combinational by assuming full scan-chains and only non-
feedback bridges have been targeted.
The benchmark circuits were synthesised using an ST cell
library of 0.12µm. Three Vdd settings were used during the
experiment, 0.8V, 1.0V and 1.2V . In Table I and Table III
we show the test-set sizes generated and the CPU time for the
algorithm in Fig. 8 and the optional test set post-processing
step respectively. Table I shows the results of running the
Multi-Vdd Test Generation program (Fig. 8). The left-most
column shows the benchmark circuits, where an initial “c”
means that the circuit is combinational and an “s” means that
the circuit is sequential. The second column from the left
shows for each design, how many non-feedback bridges have
been identiﬁed from the circuit layout. The “extractRC” tool
from Cadence was used to get the pairs of nets that are capac-
itively coupled. These pairs of nets are the most likely bridge
locations. Feedback bridges were identiﬁed and removed. The
next three main columns, marked with “Vdd 0.8V ”, “Vdd
1.0V” and “Vdd 1.2V”, show the test pattern count in the
corresponding test-set - TS 1, TS 2 and TS 3 respectively. The
sixth column shows the total number of test-patterns necessary
to achieve 100% defect coverage. The column that is marked
with “CPU time” shows the CPU time required to achieve
these results, in seconds. Our implementation uses a SAT
solver based ATPG engine [15]. The second column from the
right shows the fraction of time spent inside the ATPG engine
(line 11 of Fig. 8). We believe this fraction can be signiﬁcantly
reduced if access to a more efﬁcient commercial ATPG engine
is available. The right-most column gives the average number
of simulations per bridge that would have been required if
we did not have a pre-compiled database of bridge simulation
data.
In Table II we have evaluated the test-sets that are
TABLE II
MULTI-VDD TEST-SETS DEFECT COVERAGE
TS TS TS TS
1 1&2 1&3 1&2&3
Design defect defect defect defect
coverage coverage coverage coverage
c1355 100.0
c1908 100.0
c2670 100.0
c3540 99.20 99.96 100.0
c7552 99.95 100.0
s838 95.04 100.0
s1488 99.98 100.0
s5378 100.0
s9234 99.87 100.0
s13207 99.57 99.92 100.0
s15850 99.84 99.94 100.0
s35932 93.95 98.48 100.0
deﬁned in Table I. Column two until ﬁve show the
incremental defect coverage of applying the test-sets
in order. This defect coverage is deﬁned as follows:
DC =
P
B detected resistance/
P
B detectable resistance,
where
P
B signiﬁes the sum over all the RBFs. Column two
is the defect coverage of only applying TS 1 (for 0.8V Vdd).
Column three is the defect coverage achieved by applying TS
1 at 0.8V and TS 2 at 1.0V. In the same way, column four is
the defect coverage of TS 1 and TS 3 (where TS 3 is applied
at 1.2V). The last column shows the defect coverage achieved
by applying all test-sets at their respective Vdd settings.
As can be seen from Table I, for some circuits, 100% defect
coverage can be achieved using a single Vdd during test.
However, for other circuits, such as s35932, achieving full
defect coverage requires testing at more than one Vdd setting.
Table III shows the results of applying the optional post
processing step to the test-sets in Table I. The columns that
are marked with # show the ﬁnal number of test patterns in
the test set for the respective Vdd settings. The complimentary
%-columns give the relative reduction in test patterns in the
respective test sets. So for circuit s15850, the outcome of the
post-processing was 235 test patterns for Vdd 0.8V, which is
27% less than before the post-processing (see Table I, column
3). In the ﬁfth main column is the relative reduction in the total
number of test patterns. The last column shows the relative
difference in CPU time. So again, for circuit s15850, it took
4.58 times longer to include the post-processing compared to
column 7 of Table I. Table III demonstrates that it is possible
to achieve up to 27% reduction in test set size at the expense
of increased CPU time.
An additional experiment was made using Synopsys Tetra-
MAX and Multi-Vdd Test Generation (Fig. 8) as a combined
test generation ﬂow. First, a test-set targeting bridging faults is
generated with TetraMAX, using the same bridge list as in the